Issue with for loop in Verilog-2001 function

Question

I have an issue when converting a SystemVerilog file to Verilog-2001 file coming from a GitHub project. It seems that in Verilog-2001, it not possible to place an unrolled l