hi i am coding verilog code about uart.
During coding testbench, I can\'t fix this error which is "timescale unit constant (1st digit)"
what can i do