Width mismatch in assignment: VHDL

后端 未结 0 1796
再見小時候
再見小時候 2021-01-07 18:27

My portion of code: portion of code

Hi, I\'m making a multiplier on vhdl, but on line 66 it reports me the following error:

if i=1: [Synth 8-690] width mismatc

相关标签:
回答
  • 消灭零回复
提交回复
热议问题