Apologies if this was missed in a search.
I have a case where I\'m trying to grab some information regarding a Verilog netlist. The information I need is fairly simpl