How do I enable abstract command reads from CSRs in SoftConsole - RISC-V

Question

I have been working to use the Dhrystone benchmark for a risc-v configuration for the microsemi PolarFire FPGA (from this git repo: https://github.com/riscv/riscv-tests/tree