Parameterizing the Bit Widths of fields in a packed struct so that modules can infer bit width if used in port map

Question

I am having trouble accomplishing my intent in SystemVerilog trying to use the latest language features to make my code more elegant and less verbose. For synthesis**