i am newbie in vhdl, modelsim, waveform etc. i\'ve developed a simple operational process and a testbench to test my operations one by one on modelsim waveform.
when