some advice on how it could be applied (TestBench)

Question

I have this ram controller verilog code where reading and writing . And i need to write a test bench where i must confirm the correct operation of the threememory processes