Connecting record from vhdl to uvm testbench

Question

 package pkg is
    type data_x is
        record
         a    : std_logic;
         b    : std_logic;
         c    : std_logic;
        end record;
    type array