LVS verification Error in Cadence (Examine si.out. and si.log error)

Question

enter image description here

I am trying to do the LVS verification in Cadence for an Inverter layer, even after using this export CDS_Netlisting_Mode = Analog in .ba