Hazards in the wave in systemverilog

前端 未结 0 804
粉色の甜心
粉色の甜心 2021-01-05 03:49

Whilst running a testbench on a module that does the exponent operation (a^b) by using an FSM and a 32x32 multiplier I get a wierd hazard on the wave of the FSM outputs (upd

相关标签:
回答
  • 消灭零回复
提交回复
热议问题