VHDL Error with array initializing and parsing

Question

I have an issue in the following code. I am new to VHDL and not understanding this particular snippet

I get POS_SCALED (12-bit std_logic_vector) as input every clock