This is my code, Please tell me if there is any problem. I am trying to make 2 bit full adder in gate level modelling.
module Mohibullah( input [1:0]a, input
