Strange behavior of for loop in VHDL

Question

I have the following code in VHDL (I am using Vivado 2020.2 for simulation and synthesis)

entity foo is
  
end foo;

architecture Behavioral of foo is
  type