why i got “Empty source files” error? (vhdl)

Question

it is my first time using ModelSim pe student edition 10.a to simulate vhdl code. but shows an error as," Empty source files "

I only started using ModelSim