When are newline characters significant in Verilog compiler directives?

Question

I\'m trying to parse Verilog code including Verilog compiler directives. My parser presently insists that such directives generally end with a newline, e.g.

`