LHS in procedural continuous assignment may not be a net Error

Question

I don\'t know what does this error mean! even I changed wires to reg then Verilog says reg is not allowed. I realized that these errors are because of for\'s statements but