why the D-FF does not use the clock assigned by me Quartus schematic

Question

The schematic given above is a simplified version of a design. But this is enough to explain my problem. As you can see from the schematic, clock signal of second df