Always (CLOSED) while make IP design at vitis

前端 未结 0 1213
盖世英雄少女心
盖世英雄少女心 2020-12-29 07:02

I am making IP design but my project is kept (CLOSED) mode during make the console at Vitis. I checked my USB port and powered board. but still (CLOSED)... I don\'t know wha

相关标签:
回答
  • 消灭零回复
提交回复
热议问题