High Impedance inputs in Simulation of A Simple Verilog Code

Question

When I run simulation,all inputs values are z and all outputs values are x. How can I fix this?

module lfsr1 (input clk,rst,[31:0]seed, seed_ld_en,shift_en, output re