I am pretty new in FPGAs and I am trying to implement a MUX at the moment.
Currently my Code looks like this
entity mux4x1 is Port ( S : in std_log
