Accessing Makefile variable in compile time shell

Question

Is there a way in Makefile to open a shell having all Makefile variables:

a := x
b := y
c := z

chk := $(shell ./xyz.sh)

ifeq ($(strip $(chk)),0)
pqr := val1