Generate Graphical Hierarchy/Schematic from Verilog Project in Lattice Diamond

Question

I have a Lattice Diamond project written in Verilog. How do I generate a graphical hierarchy block/schematic of the modules that make up the project?

Thanks.