Can we assign a 1D array to a vector in verilog/system verilog(synthesizable)?

Question

1. I have a 1D array of 1 bit each.

output a[15:0] -- array of 16 with each array element being 1 bit.

I have a vector reg [15:0] a;

My intent