QuestaSim issue: waveform comparison using “vsim -vcdstim”

Question

we are trying to simulate a specific module of our SystemVerilog project with Questasim, feeding it with inputs saved in a .vcd file.
We simulate the whole project