VHDL function behaves differently in elaborate than in simulation

Question

In a VHDL testbench, I have a function that parses a csv file in order to initialize a test array.

When running the function in the elaboration phase to set the value