Verilog Error: Error (276000): Cannot synthesize initialized RAM logic

Question

The code below seems to have this problem... The problem directs to this " reg [31:0] memory [0:size-1];" The solution says to take any synchronous or asynchronous