Errors in verilog

Question

This is the verilog program please help with errors shown below

module Problem1(x,y,z,F1,F2,F3);
input  [1:0] x,y;
input wire z;

output F1, F2; 
reg F1 , F2;