I have Makefile below that treats $(CC) varaible as cc. Variable $(BB) is treated gcc as expected. Why
Makefile
$(CC)
cc
$(BB)
gcc