How to pass debug messages to a macro in SystemVerilog

Question

I\'m attempting the following SystemVerilog:

`define DEBUG (ARG) \\
`ifdef DEBUG_ON \\
  $display ARG;
`endif
`endif

module my_mod;
logic a;
logic [1:0] b;