So I am looking for a code which can help me design a basic RAM using system verilog oblver which I can go ahead and build any other version let\'s say DDR4 etc. Have been s
