Why I cannot start the simulation in a vhdl waveform using a block diagram? [closed]