Quartus altera VHDL not getting output value

Question

Ho to all. I have a project for this semester using VHDL. My goal is to make a code lock, which will set Pass signal to 1 if the code is right, and Pass 0 Error to 1 Siren t