Why is the IRQ latency in my ARM interrupt handler always the same, regardless of the instruction that is being interrupted?

Question

I am trying to apply a type of side channel attack I read about in this paper that tries to infer execution state from differences in IRQ latencies on a MCU with a cortex M4