DMA writing to allocated memory misses the first two adresses on the first write

Question

I\'m playing around with a ZYNQ7 (Dual-Core ARM) with a FPGA. The FPGA design has a 32-bit counter accessing the DDR via a DMA controller in chunks of 256-packets.

In