4 bit 4:1 mux structural modelling in verilog using veriwave

Question

I am designing a structural model for a 4 bit 4:1 multiplexer. My verilog code is shown below.Eda playground is throwing a segmentation fault while executing the code.But no