logic behind generating 50mhz clock in verilog

Question

I am confused with the logic behind generating the clock in Verilog as i want to generate the 50mhz clock in verilog i didn\'t find anything related to that on internet. How