Is it possible to declare a port as unknown sized 2d matrix in VHDL?

Question

I need to process input ports without knowing their sizes. Is this works?

 PACKAGE 
       type array_2d is array (natural range<>,natural range<>