concurrent and sequential statements in VHDL

Question

I have a fundamental question on VHDL.

Consider the following process:

process(Clk)
begin
if(rising_edge(Clk)) then
  a <= data_in;
  b <= a;
  c