I want to make n-cycle delay signal in Verilog (ModelSim)

Question

Sorry, but I don\'t know how to explain this question, so I attach the image..

enter image description here

In above image, input signal is \'A\', and \'B\' wi