Is there an option to synthsise some code into verilog built-in primitives?

Question

I thought that techmap without any argument will do it but it didn\'t. probably I missunderstand what \'logical synthsis\' means.