Is there a way using Vivado or Questa to translate a Verilog file into a SystemVerilog file? [closed]

前端 未结  0  1795