How to generate clocked version for a 4 bit ALU?

前端 未结 0 1516
自闭症患者
自闭症患者 2020-12-04 15:15

I need to generate a clock version of my alu_out variable but just the integer part. I don\'t actually know how to do this in Verilog. I know that generating a clocked versi

相关标签:
回答
  • 消灭零回复
提交回复
热议问题