I need to generate a clock version of my alu_out variable but just the integer part. I don\'t actually know how to do this in Verilog. I know that generating a clocked versi