Hi i need to write this VHDL code in Verilog please : (its for the SDA inout Management to controlling the out/input):
signal SDA_OUT: std_logic;