What is the difference between the symbol '->' and '|->' in System Verilog Assertion Properties

Question

I have encountered an example property which works here:

property p_a;
    @(posedge clk) $rose(a) -> $rose(b);
endproperty

There is no sy