Bit order for generaic std_logic_vector with dynamic width

Question

I have a generic std_logic_vector with dynamic length as suggested here: https://stackoverflow.com/a/28513417/12978575

entity lfsr is
    generic