$display not working properly {Verilog testbench}

Question

I am working on 4 bit adder/subtractor(depends on my input). I used 4 bit ripple carry adder method to achive that. I am testbenching all 4 bit numbers so there is a overflo