Cannot load/store data from SRAM - Verilog design issue

Question

I have a question related to a Verilog implementation of an SRAM memory. Module sram_1port is supposed to be a clocked address addressable SRAM memory which has a read enabl