Missing Begin statement VHDL

Question

I followed this YouTube video for this VHDL code for a 5 stage MIPS pipeline processor, but although I copied it exactly, I get an error when attempting to compile.

T