Need assistance on a verilog code for an SR-Flipflop; error: “concurrent assignment to a non-net clk_t is not permitted”

Question

I am working on a verilog code for an SR-flipflop and I am having an issue with the clock. I am getting an error with the clock\'s declaration. When searching, I saw that ch